New Designs of Universal Reversible Gate Library by Montaser, Rasha et al.
ar
X
iv
:1
51
2.
08
99
1v
1 
 [c
s.E
T]
  3
0 D
ec
 20
15
New Designs of Universal Reversible Gate Library
Rasha Montasera1,2, Ahmed Youneb1,3 and Mahmoud
Abdel-Atyc2,4
1 Department of Mathematics and Computer Science, Faculty of Science, Alexandria
University, Egypt
2 Zewail City of Science and Technology, University of Science and Technology,
Cairo, Egypt
3 School of Computer Science, University of Birmingham, Birmingham, B15 2TT,
United Kingdom
4 Department of Mathematics, Faculty of Science, Sohag University, Sohag, Egypt
E-mail: arashamontaser@gmail.com, bayounes@alexu.edu.eg and
cmabdelaty@zewailcity.edu.eg
Abstract. We present new algorithms to synthesize exact universal reversible gate
library for various types of gates and costs. We use the powerful algebraic software
GAP for implementation and examination of our algorithms and the reversible logic
synthesis problems have been reduced to group theory problems. It is shown that
minimization of arbitrary cost functions of gates and orders of magnitude are faster
than its previously counterparts for reversible logic synthesis. Experimental results
show that a significant improvement over the previously proposed synthesis algorithm
is obtained compared with the existing approaches to reversible logic synthesis.
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1. Introduction
A logic circuit is synthesized using a set of elementary components. This set is called
the library of synthesis, where the members of this set are logic gates [1]. A gate is said
to be reversible if it is used to synthesize a reversible function or a reversible circuit [7].
A function is reversible if the number of inputs is equal to the number of outputs, and
each input pattern maps to a uniquely output pattern (bijection) [8]. Synthesizing cir-
cuits with pure quantum gates improves the cost and the time efficiency of these circuits
since no heat dissipation and no information destroyed from the system, in addition, we
gain the advantages of quantum computing [7]. The studies to improve the efficiency of
the reversible circuits have focused on either developing algorithms that improves the
quantum cost of the circuit by optimizing the gates used to synthesize the circuits, as
in [2, 3, 4], or by defining new universal libraries with less number of gates that leads
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to circuits with better size on average, as in [5, 6].
Methods developed to improve the quantum cost of reversible circuits using the
NCT library are proposed in many studies such as [3, 11, 12, 13]. An algorithm that
reduces the reversible logic synthesis problem into permutation group using group the-
ory is presented in [2]. An algorithm that uses a method that finds the tight bounds on
the synthesized 3-bits reversible circuits using NCT library to reduce the quantum cost
of the circuits is presented in [4]. A library based synthesis methodology for reversible
circuits is presented in [7, 14] to introduce optimization methods by decomposing the
functions into smaller building blocks. A new gate type that is universal for n-in/out
reversible circuits is proposed in [5]. A minimal universal library which includes only
two gates, such that all the n × n reversible circuits can be synthesized by these two
gates is proposed in [6].
The aim of this paper is to propose a new universal reversible gate library to be
used in the synthesis of reversible circuits. The results presented in this paper are im-
plemented and tested using the group theory algebraic software GAP [10]. The results
shown in this paper are compared with the results shown in [2], [5], [14] and [15]. This
paper is organized as follows: Sect.2 gives a short introduction to the elementary quan-
tum gates used to build quantum circuits and defines the terminologies used in this
paper. Sect.3 describes the proposed gate library. Sect.4 shows the experimental results
and compares the proposed universal gate library with the libraries proposed by others.
Finally the conclusion is shown in Sect.5.
2. Synthesizing Reversible Circuit
Here we introduce some basic definitions and terminologies used in the synthesizing of
the reversible circuit.
Definition 2.1 A Boolean function f is reversible such that, f : x → y if and only if
each input vector x ∈ Xn maps to a unique output vector y ∈ Xn. For Xn there are
n input vector (x1, x2, x3, . . . , xn) and n output vector (y1, y2, y3, . . . , yn). For n- inputs
and n-outputs, there are (2n)! reversible functions, ∀X = {0, 1} and n ∈ Z [4].
Definition 2.2 CnNOT is the main reversible gate that is commonly used to synthesize
any reversible circuit. It is defined as follows,
CnNOT (x1, x2, . . . , xn−1; fin) = C
nNOT (y1, y2, . . . , yn−1; fout), (1)
where yi = xi for 1≤ i ≤ n − 1 and fout = fin ⊕ x1x2 . . . xn−1 ∀n ∈ Z , x ∈ X
n and
X = {0, 1}. x1x2 . . . xn−1 are called the control bits and fin is called the target bit [4].
Definition 2.3 The minimum cost Minc(g) is the realization of reversible gate g with a
minimum costMinc(g), such that; there is no realization with cost less than the Minc(g)
[2].
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Definition 2.4 The cost of the circuit is the summation of the total costs of all the
gates used to synthesize that circuit [2].
Definition 2.5 A gate g is said to be reversible if it computes a reversible function f
and is bijective [4, 9].
Definition 2.6 A logic gate g is said to be universal if it is sufficient to synthesize an
arbitrary logical operation on these n inputs [1].
Definition 2.7 The set of reversible gates that can be used to build a reversible circuit
is called gate library L [4].
Definition 2.8 The universal library of synthesis is the smallest set of building blocks
used in the synthesis process [1].
Definition 2.9 A universal reversible gate library L is a set of reversible gates such
that any reversible n-bit circuit can be synthesized by cascading gates in L. [5].
Definition 2.10 A universal reversible gate sub library SL ⊆ L is a set of reversible
gates such that any n-bit reversible circuit can be synthesized using SL. [5].
Definition 2.11 Utilization is the percentage of universal sub libraries from all sub
libraries SL of a certain library.[5].
Definition 2.12 A permutation σ is a bijection such that, σ:A → A which maps an
input to an output from a finite set = {1, 2, . . . ,N}, which can be written as follows,
σ=
(
1
σ(1)
2
σ(2)
3
σ(3)
. . .
. . .
N
σ(N)
)
(2)
The top row can be eliminated and written as follows,
σ=
(
σ(1) σ(2) σ(3) . . . σ(N)
)
(3)
Another notation having a permutation in the form of
(
1
8
2
2
3
1
4
4
5
7
6
5
7
6
8
3
)
, it
can be written as (1,8,3)(5,7,6), this notation is called the product of disjoint cycles [4].
2.1. Reversible Gates
The reversible gates that can be used to synthesize any 3-bit reversible circuits are: NOT
(N) gate, Feynman (C) gate, Toffoli (T 3) gate, Fredkin (F ) gate, Peres (P ) gate, the G3
gate and the square-root NOT gate which are the controlled-v (v) and the controlled-v†
(u), such that v.v = u.u = N , u.v = v.u = I, v.N = N.v = u, u.N = N.u = v and
I is the identity gate [2, 5]. For a 3-bit reversible circuit, there are three different N
gates, six different C gates as shown in Fig.1, three different T 3 gates, three different F
gates as shown in Fig.2, six different P gates as shown in Fig.3, six different G3 gates
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x1 • • y1
x2 • • y2
x3 • • y3
N3
1
N3
2
N3
3
C3
1,2 C
3
1,3 C
3
2,3 C
3
2,1 C
3
3,2 C
3
3,1
Figure 1. The possible N3 and C3 gates for 3-bits reversible circuit.
x1 • • • × × y1
x2 • • × • × y2
x3 • • × × • y3
T 3
1,2,3 T
3
1,3,2 T
3
2,3,1 F
3
1,2,3 F
3
2,1,3 F
3
3,2,1
Figure 2. The possible T 3 and F 3 gates for 3-bits reversible circuit.
x1 • • C C y1
x2 C • C y2
x3 C • C • • y3
P 3
1,2,3 P
3
1,3,2 P
3
3,1,2 P
3
2,3,1 P
3
3,1,2 P
3
3,2,1
Figure 3. The possible P 3 gates for 3-bits reversible circuit.
x1 N N C T 3 C T 3 y1
x2 C T 3 N N T 3 C y2
x3 T 3 C T 3 C N N y3
G3
1,2,3 G
3
1,3,2 G
3
3,1,2 G
3
2,3,1 G
3
3,1,2 G
3
3,2,1
Figure 4. The possible G3 gates for 3-bits reversible circuit.
x1 • • v v • • u u y1
x2 v • • v u • • u y2
x3 v v • • u u • • y3
v1,2 v1,3 v2,3 v2,1 v3,2 v3,1 u1,2 u1,3 u2,3 u2,1 u3,2 u3,1
Figure 5. The possible v and u gates for 3-bits reversible circuit.
as shown in Fig.4, six different v gates and six different u gates as shown in Fig.5 [5].
The N gate is used to flip the input bits unconditionally with quantum cost equal
to zero [14]. Eqn.4 shows the functionality of the N gate. There are 8 circuits that can
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be realized using the three possible N gates [5].
N3j : yj = xj ⊕ 1, yk = xk, yl = xl,
N3
1
: (x1, x2, x3)→ (1, 5)(2, 6)(3, 7)(4, 8),
N3
2
: (x1, x2, x3)→ (1, 3)(2, 4)(5, 7)(6, 8),
N3
3
: (x1, x2, x3)→ (1, 2)(3, 4)(5, 6)(7, 8),
(4)
where j, k and l ∈ {1, 2, 3} in any order.
The C gate is used to flip the target bit if the controlled bit is set to 1 with quantum
cost equals to 1 [14]. Eqn.5 shows the functionality of the C gate. There are 168 circuits
that can be realized by the six possible C gates [5].
C3j,k : yj = xj, yk = xk ⊕ xj , yl = xl,
C3
1,2: (x1, x2, x3)→ (5, 7)(6, 8),
C3
1,3: (x1, x2, x3)→ (5, 6)(7, 8),
C3
2,3: (x1, x2, x3)→ (3, 4)(7, 8),
C3
2,1: (x1, x2, x3)→ (3, 7)(4, 8),
C3
3,2: (x1, x2, x3)→ (2, 4)(6, 8),
C3
3,1: (x1, x2, x3)→ (2, 6)(4, 8).
(5)
The T 3 gate is used to flip the target bit if the control bits are set to 1 with quantum
cost equals to 5 [14]. Eqn.6 shows the functionality of the T 3 gate. There are 24 circuits
that can be realized by the three possible T 3 gates [5].
T 3j,k,l : yj = xj , yk = xk, yl = xl ⊕ xjxk,
T 3
1,2,3: (x1, x2, x3)→ (7, 8),
T 3
1,3,2: (x1, x2, x3)→ (6, 8),
T 3
3,2,1: (x1, x2, x3)→ (4, 8).
(6)
The F gate is used to perform conditional swap on two of its inputs if the third input
is set to 1 with quantum cost equals to 5 [13]. Eqn.7 shows the functionality of the F
gate. There are 6 circuits that can be realized by the three possible F gates [5].
F 3j,k,l : yj = xj ,
xj =
{
1 yk = xl, yl = xk
0 yk = xk, yl = xl
F 3
1,2,3: (x1, x2, x3)→ (6, 7),
F 3
2,1,3: (x1, x2, x3)→ (4, 7),
F 3
3,2,1: (x1, x2, x3)→ (4, 6).
(7)
The P gate combines the functions of T 3 gate and C gate in a single gate; it acts on an
arbitrary 3-bits xj , xk and xl, C gate is applied on xj and xk using xj as a controller
bit and xk as a target bit, then T
3 gate is applied on xj , xk and xl using xj and xk as
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controller bits and xl as a target bit. The quantum cost of P is 4 [13]. Eqn.8 shows
the functionality of the P gate. There are 5040 circuits that can be realized by the six
possible P gates [5].
P 3j,k,l : yj = xj , yk = xj ⊕ xk, yl = xl ⊕ xjxk,
P123 : (x1, x2, x3)→ (5, 7, 6, 8),
P132 : (x1, x2, x3)→ (5, 6, 7, 8),
P213 : (x1, x2, x3)→ (3, 7, 4, 8),
P231 : (x1, x2, x3)→ (3, 4, 7, 8),
P312 : (x1, x2, x3)→ (2, 6, 4, 8),
P321 : (x1, x2, x3)→ (2, 4, 6, 8).
(8)
The G3 gate combines the function of N , C and T 3 gates in a single gate; it acts on an
arbitrary 3-bits xj , xk and xl. xl is flipped if xj and xk are set to 1, then xk is flipped if
xj is set to 1, finally the bit xj is flipped unconditionally. The quantum cost of G
3 is 5
[5]. Eqn.9 shows the functionality of the G3 gate. There are 40320 circuits that can be
realized by the six possible G3 gates, thus G gate is universal [5].
G3j,k,l : yj = xj ⊕ 1, yk = xj ⊕ xk, yl = xl ⊕ xjxk,
G123 : (x1, x2, x3)→ (1, 5, 3, 7, 2, 6, 4, 8),
G132 : (x1, x2, x3)→ (1, 5, 2, 6, 3, 7, 4, 8),
G213 : (x1, x2, x3)→ (1, 3, 5, 7, 2, 4, 6, 8),
G231 : (x1, x2, x3)→ (1, 3, 2, 4, 5, 7, 6, 8),
G312 : (x1, x2, x3)→ (1, 2, 5, 6, 3, 4, 7, 8),
G321 : (x1, x2, x3)→ (1, 2, 3, 4, 5, 6, 7, 8).
(9)
2.2. Universal Libraries
Many universal libraries have been defined from the combination of the reversible gates,
such as NCT (NOT- Feynman- Toffoli), NCTF (NOT- Feynman- Toffoli- Fredkin),
NCP (NOT- Feynman- Peres), NCPF (NOT- Feynman- Peres- Fredkin), NCPT
(NOT- Feynman- Peres- Toffoli), NT (NOT- Toffoli), NP (NOT- Peres), NCF (N-
OT- Feynman- Fredkin), NFT (NOT- Feynman- Toffoli), NCTPF (NOT- Feynman-
Toffoli- Peres- Fredkin) and G-gate Library [2, 5, 15].
3. The Proposed Universal Reversible Library
This section proposes a new universal n-bit reversible gate Rn for n-bits input/output
reversible circuits, which is a universal gate on its own. To reduce the quantum cost of
the circuits synthesized with Rn gate, N gate might be added to form another library
called NRn which is also universal.
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x1 R1 y1
R1
1
Figure 6. The one possible R1 gate for 1-bit reversible circuit.
x1 N C y1
x2 C N y2
R2
1,2 R
2
2,1
Figure 7. The two possible R2 gates for 2-bits reversible circuit.
3.1. 1-bit Gate (R1 gate)
R1 is a 1-bit gate. It acts as N gate which inverses the input bit unconditionally. There
are 2 possible 1-bit input/output reversible circuits. The R1 gate is sufficient to realize
these two circuits. For 1-bit reversible circuits built using R-gate library, there is one
R1 gate as shown in Fig.6, it function as shown in Eqn.10 and its quantum cost is 0.
R1
1
: (x1) = x1 ⊕ 1 = (1, 2). (10)
3.2. 2-bits Gate (R2 gate)
R2 is a 2-bits gate. It acts as a combination between N gate and C gate. It uses one bit
as a controller to flip the other bit and then it flips the controller bits unconditionally.
For 2 input/output reversible circuits there are 24 possible circuits. R2 gate is sufficient
to realize these 24 circuits. For 2-bits reversible circuits built using R-gate library, there
are two possible R2 gates as shown in Fig.7, they function as shown in Eqn.11 and their
quantum cost is 1.
R2j,k : yj = xj ⊕ 1,
yk = xk ⊕ xj ,
R2
1,2 : (x1, x2)→ (1, 3, 2, 4),
R2
2,1 : (x1, x2)→ (1, 2, 3, 4),
(11)
where j and k ∈ {1, 2} in any order.
3.3. 3-bits Gate (R3 gate)
R3 is a 3-bits gate. It combines the action of the three gates N , C and T 3. It acts on
an arbitrary 3-bits xj , xk and xl in any order. First xj and xk are used as controller
bits to flip xl, then xj is used as a controller bit to flip xk , after that xl is flipped
unconditionally and finally xl is used as a controller bit to flip xj . For 3-bits reversible
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x1 C2,1 C3,1 C2,1 C3,1 T 3N T 3N y1
x2 T 3N T 3N C3,2 C1,2 C3,2 C1,2 y2
x3 C1,3 C2,3 T 3N T 3N C1,3 C2,3 y3
R3
1,2,3 R
3
3,2,1 R
3
3,1,2 R
3
1,3,2 R
3
2,3,1 R
3
2,1,3
Figure 8. The six possible R3 gates for 3-bits reversible circuit.
circuits built using R-gate library, there are six possible R3 gates as shown in Fig.8 and
they function as shown in Eqn.12.
R3j,k,l : yj = xj ⊕ xk ⊕ xj .xl ⊕ 1,
yk = xk ⊕ xj .xl ⊕ 1,
yl = xl ⊕ xj ,
R3
1,2,3 : (x1, x2, x3)→ (1, 7, 6, 5, 4, 2, 8, 3),
R3
3,2,1 : (x1, x2, x3)→ (1, 4, 6, 2, 7, 5, 8, 3),
R3
3,1,2 : (x1, x2, x3)→ (1, 4, 7, 3, 6, 5, 8, 2),
R3
1,3,2 : (x1, x2, x3)→ (1, 6, 7, 5, 4, 3, 8, 2),
R3
2,3,1 : (x1, x2, x3)→ (1, 6, 4, 2, 7, 3, 8, 5),
R3
2,1,3 : (x1, x2, x3)→ (1, 7, 4, 3, 6, 2, 8, 5),
(12)
where j, k and l ∈ {1, 2, 3} in any order.
x1 C y1
x2 v y2
x3 y3
vC2,1
x1 • y1
x2 v • y2
x3 y3
v1,2 C2,1
(a) (b)
Figure 9. The circuit representation for the decomposition of the vC2,1 gate, where:
(a) the representation of the gate, and (b) the decomposition of the gate into its two
components v1,2 gate and C2,1 gate.
The quantum cost for the R3 gate is 4, Fig.10 shows the decomposition of the gate.
Fig.10(a) shows the gate representation of R3
1,2,3 gate, Fig.10(b) shows the four compo-
nent gates of the R3
1,2,3 gate, and Fig.10(c) shows the representation of the R
3
1,2,3 gate
into its five elementary gates after applying circuit optimization over it as defined in
[14]. The first gate is v3,2, the second gate is C1,3, the third gate is u3,2, the fourth gate
is N2 and the last gate is vC2,1, which is a merging gate between v1,2 and C2,1 in order,
as shown in Fig.9, the process of merging gates is defined in [11].
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x1 C2,1 y1
x2 T 3N y2
x3 C1,3 y3
R3
1,2,3
x1 • • y1
x2 • y2
x3 • y3
T 3
1,3,2 C1,3N2 C2,1
x1 • C y1
x2 v u v y2
x3 • • y3
v3,2 C1,3u3,2 N2 vC2,1
(a) (b) (c)
Figure 10. The circuit representation for the decomposition of the R3
1,2,3 gate
where: (a) the representation of the gate, (b) the decomposition of the gate into
its four components two C gates, one N gate and one T 3 gate, and (c) the optimized
decomposition of R31,2,3 into its five elementary quantum gates.
R4j,k,l,m : yj = xj ⊕ xk ⊕ xj.xl ⊕ 1,
yk = xk ⊕ xj.xl ⊕ 1,
yl = xl ⊕ xj,
ym = xm ⊕ xj.xk.xl,
R41,2,3,4 : (x1, x2, x3, x4)→ (1, 13, 11, 9, 7, 3, 15, 6, 2, 14, 2, 10, 8, 4, 16, 5),
R43,2,1,4 : (x1, x2, x3, x4)→ (1, 7, 11, 3, 13, 9, 15, 6, 2, 8, 12, 4, 14, 10, 16, 5),
R43,1,2,4 : (x1, x2, x3, x4)→ (1, 7, 13, 5, 11, 9, 15, 4, 2, 8, 14, 6, 12, 10, 16, 3),
R41,3,2,4 : (x1, x2, x3, x4)→ (1, 11, 13, 9, 7, 5, 15, 4, 2, 12, 14, 10, 8, 6, 16, 3),
R42,3,1,4 : (x1, x2, x3, x4)→ (1, 11, 7, 3, 13, 5, 15, 10, 2, 12, 8, 4, 14, 6, 16, 9),
R42,1,3,4 : (x1, x2, x3, x4)→ (1, 13, 7, 5, 11, 3, 15, 10, 2, 14, 8, 6, 12, 4, 16, 9),
R41,2,4,3 : (x1, x2, x3, x4)→ (1, 13, 10, 9, 6, 2, 14, 7, 3, 15, 12, 11, 8, 4, 16, 5),
R43,2,4,1 : (x1, x2, x3, x4)→ (1, 6, 10, 2, 13, 9, 14, 7, 3, 8, 12, 4, 15, 11, 16, 5),
R43,1,4,2 : (x1, x2, x3, x4)→ (1, 6, 13, 5, 10, 9, 14, 4, 3, 8, 15, 7, 12, 11, 16, 2),
R41,3,2,4 : (x1, x2, x3, x4)→ (1, 11, 13, 4, 2, 12, 14, 9, 7, 5, 15, 10, 8, 6, 16, 3),
R42,3,4,1 : (x1, x2, x3, x4)→ (1, 10, 6, 2, 13, 5, 14, 11, 3, 12, 8, 4, 15, 7, 16, 9),
R42,1,4,3 : (x1, x2, x3, x4)→ (1, 13, 6, 5, 10, 2, 14, 11, 3, 15, 8, 7, 12, 4, 16, 9),
R41,4,2,3 : (x1, x2, x3, x4)→ (1, 11, 10, 9, 4, 2, 12, 7, 5, 15, 14, 13, 8, 6, 16, 3),
R43,4,2,1 : (x1, x2, x3, x4)→ (1, 4, 10, 2, 11, 9, 12, 7, 5, 8, 14, 6, 15, 13, 16, 3),
R43,4,1,2 : (x1, x2, x3, x4)→ (1, 4, 11, 3, 10, 9, 12, 6, 5, 8, 15, 7, 14, 13, 16, 2),
R41,4,3,2 : (x1, x2, x3, x4)→ (1, 10, 11, 9, 4, 3, 12, 6, 5, 14, 15, 13, 8, 7, 16, 2),
R4
2,4,3,1 : (x1, x2, x3, x4)→ (1, 10, 4, 2, 11, 3, 12, 13, 5, 14, 8, 6, 15, 7, 16, 9),
R42,4,1,3 : (x1, x2, x3, x4)→ (1, 11, 4, 3, 10, 2, 12, 13, 5, 15, 8, 7, 14, 6, 16, 9),
R44,1,2,3 : (x1, x2, x3, x4)→ (1, 7, 6, 5, 4, 2, 8, 11, 9, 15, 14, 13, 12, 10, 16, 3),
R44,3,2,1 : (x1, x2, x3, x4)→ (1, 4, 6, 2, 7, 5, 8, 11, 9, 12, 14, 10, 15, 13, 16, 3),
R44,3,1,2 : (x1, x2, x3, x4)→ (1, 4, 7, 3, 6, 5, 8, 10, 9, 12, 15, 11, 14, 13, 16, 2),
R44,1,3,2 : (x1, x2, x3, x4)→ (1, 6, 7, 5, 4, 3, 8, 10, 9, 14, 15, 13, 12, 11, 16, 2),
R44,2,3,1 : (x1, x2, x3, x4)→ (1, 6, 4, 2, 7, 3, 8, 13, 9, 14, 12, 10, 15, 11, 16, 5),
R44,2,1,3 : (x1, x2, x3, x4)→ (1, 7, 4, 3, 6, 2, 8, 13, 9, 15, 12, 11, 14, 10, 16, 5),
(13)
New Designs of Universal Reversible Gate Library 10
3.4. 4-bits Gate (R4 gate)
R4 is 4-bits gate, which combines the action of the four gates N , C, T 3 and T 4. The
four gates are applied on an arbitary 4-bits xj , xk, xl, xm in any order as follows, First
the 3 bits xj , xk and xl are used as controller bits to flip the bit xm, then the 2 bits xj
and xk are used as controller bits to flip xl. After that xj is used as a controller bit to
flip xk, then xl is flipped unconditionally and finally xl is used as a controller bit to flip
xj . Fig.11 shows the decomposition of the gate, Fig.11(a) shows the representation of
the R4
1,2,3,4 gate, and Fig.11(b) shows the decomposition of the R
4
1,2,3,4 gate into its five
components. There are 24 possible R4 gates. These 24 gates are sufficient to realize
the (24)! circuits. For 4-bits reversible circuits built using R-gate library, there are 24
possible R4 gates, their function is shown in Eqn.13 .
x1 C2,1 y1
x2 T 3N y2
x3 C1,3 y3
x4 T 4 y4
R4
1,2,3,4
x1 • • • y1
x2 • • y2
x3 • • y3
x4 y4
T 4
1,2,3,4 T
3
1,3,2 C
2
1,3 N
3
2
C2
2,1
(a) (b)
Figure 11. The circuit representation for the decomposition of the R4 gate where: (a)
the representation of the gate, (b) the decomposition of the gate into its 5 components
one T 4 gate, one T 3 gate, two C gates and one N gate.
3.5. n-bits Gate (Rn gate)
The Rn gate is universal of n-bit gate, where it can be extended according to the value
of n. For n ≥ 3, Rn combines the action of the n gates N,C, T 3, T 4, .., T n−1, T n as
shown in Fig 12. There are n! possible Rn gates which are sufficient to realize any
n-bits circuit. The function of the n! Rn gates are shown in Eqn.14.
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Rna1,a2,a3,a4,a5,a6,....,an−1,an :
ya1 = xa1 ⊕ xa3 ⊕ xa1.xa2 ⊕ 1,
ya2 = xa2 ⊕ xa1 .xa3 ⊕ 1,
ya3 = xa3 ⊕ xa1 ,
ya4 = xa4 ⊕ xa1 .xa2 .xa3 ,
ya5 = xa5 ⊕ xa1 .xa2 .xa3 .xa4 ,
ya6 = xa6 ⊕ xa1 .xa2 .xa3 .xa4 .xa5 ,
...
...
...
yan−1 = xan−1 ⊕ xa1 .xa2 .xa3 .xa4 .xa5 . . . xan−2 ,
yan = xan ⊕ xa1 .xa2 .xa3 .xa4 .xa5 . . . xan−1 ,
(14)
where a1, a2, a3, . . . and an ∈ {1, 2, 3, ..., n} in any order. While the total number of
possible gates for the general Tn is shown in Eqn.15 [5].
n
n−1∑
r=0
(
n− 1
r
)
, (15)
where n is the number of bits and r ≥ 0 is the number of controls per gate.
x1 C2,1 y1
x2 T 3N y2
x3 C1,3 y3
x4 T 4 y4
.
:
xn−1 T n−1 yn−1
xn T n yn
Rn
1,2,3,4,...,n
x1 • • • • • y1
x2 • • • • y2
x3 • • • • y3
x4 • • y4
. . ... .
. : : ... .
. ... .
xn−1 • yn−1
xn yn
T n1,2,.,.n T
n−1
1,2,..,n−1
... T 4
1,2,3,4 T
3
1,3,2 C1,3 N1 C2,1
(a) (b)
Figure 12. The circuit representation for the decomposition of the Rn
1,2,3,4,...,n gate
where: (a) the representation of the gate, (b) the decomposition of the gate into its
main components gates.
New Designs of Universal Reversible Gate Library 12
Table 1. Utilization of gates in universal sub Libs.
Lib Lib Size
Num of
sub Lib
Num of universal
sub Lib
Utilization
NT 6 64 4 6.250%
NP 9 512 333 65.039%
NCT 12 4096 1960 47.852%
NCF 12 4096 2460 60.059%
NCP 15 32768 26064 79.541%
NCTF 15 32768 23132 70.593%
NCPT 18 262144 217384 82.925%
NCPF 18 262144 220188 83.995%
G3 6 64 51 79.688%
R3 6 64 55 85.938%
NR3 9 512 340 66.406%
4. Experimental Results
This section compares the performance of the proposed two gate libraries R3 and NR3,
with the known libraries in [2], [4], [5], [14] and [15]. It is found that the permutation
group of the R3 generators is of size 40320, thus the six R3 generators are universal.
There are 64 possible sub libraries from the main R3 gate library, 55 of them are uni-
versal for the 3-bits reversible circuits. It is also found that the permutation group of
the NR3 generators is of size 40320, thus the nine generators in NR3 library are uni-
versal. There are 512 possible sub libraries from the main library NR3, 340 of them are
universal. Table 1 compares the utilization of the different universal libraries. It can
be seen that the gate library R3 gives the best utilization of 85.938% and NR3 gives
a utilization of 66.406%, which is better than the utilization of the libraries NT , NP ,
NCT and NCF .
The size of the minimum universal sub libraries from the main R3 library and
NR3 library is two. For R3, there are 13 universal sub libraries of size two, such as
{R3
1,3,2, R
3
2,1,3} , {R
3
1,3,2, R
3
2,3,1} and {R
3
1,3,2, R
3
3,1,2}, while for NR
3 there are 8 univer-
sal sub libraries of size two, such as {R3
1,3,2, R
3
2,3,1}, {R
3
1,3,2, R
3
3,1,2} and {R
3
3,1,2, R
3
3,2,1} .
Table 2 compares the utilization of gates in the smallest universal sub libraries. The
utilization of the universal sub libraries with minimum size for R3 is 86.667%, while for
NR3 is 22.222%. It shows that R3 gives the best utilization, while NR3 is better than
NP , NCT ,NCF , NCP , NCTF , NCPT and NCPF .
Table 3 compares the minimum length for the 3-bits circuits using different libraries.
It shows that the average minimum length for R3 is 6.425, while for NR3 it is 5.325
which is less than NT , NP , NCT , NCF , NCTF , G3 and R3.
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Table 2. Utilization of gates in the smallest universal sub libraries.
Lib
Size of min uni-
versal sub Lib
Num of sub Lib
with min size
Num of universal sub
Lib with min size
utilization
NT 5 6 3 50%
NP 3 84 18 21.429%
NCT 4 495 21 4.242%
NCF 4 495 60 12.121%
NCP 3 455 30 6.593%
NCTF 4 1365 105 7.692%
NCPT 3 816 36 4.412%
NCPF 3 816 42 5.147%
G3 2 15 9 60%
R3 2 15 13 86.667%
NR3 2 36 8 22.222%
Table 3. Minimum length of 3-bits reversible circuits using NT , NP , NCT , NCF ,
NCP , NCTF , NCPT , NCPF , G3, R3 and NR3 libraries.
Min
Len
NT NP NCT NCF NCP NCTF NCPT NCPF G
3
R
3
NR
3
0 1 1 1 1 1 1 1 1 1 1 1
1 6 9 12 12 15 15 18 18 6 6 9
2 24 69 102 101 174 143 228 248 36 33 72
3 88 502 625 676 1528 1006 1993 2356 207 180 541
4 296 3060 2780 3413 8968 5021 10503 12797 1097 960 3774
5 870 13432 8921 11378 23534 15083 23204 22794 4946 4686 18027
6 2262 21360 17049 17970 6100 17261 4373 2106 13819 14611 17556
7 5097 1887 10253 6739 0 1790 0 0 14824 15257 340
8 9339 0 577 0 0 0 0 0 5208 4555 0
9 12237 0 0 0 0 0 0 0 0 31 0
10 8363 0 0 0 0 0 0 0 0 0 0
11 1690 0 0 0 0 0 0 0 0 0 0
12 47 0 0 0 0 0 0 0 0 0 0
Avg 8.500 5.516 5.866 5.649 4.839 5.330 4.730 4.598 6.403 6.425 5.325
The optimization rules defined in [14] has been applied on the circuits built using
R , NR and NT Libraries, which can be summarized as follows: first the R gate is
decomposed into it’s five main components, then the T 3 gate is decomposed into its five
main components as defined in [14]. The adjacent gates are compared with each other,
if the two adjacent gates work on the same input/output vectors, then they are merged
to form one new gate, such that: if gate C3i,j is adjacent to gate C
3
i,j, then the two gates
are merged to give identity, otherwise if it is adjacent to C3j,i or vj,i or uj,i, then these
gates are merged to form one gate. If C3i,j is adjacent to vi,j , then they are merged to
form ui,j, otherwise if it is adjacent to ui,j, then they are merged to form vi,j . If vi,j is
adjacent to vi,j , then they are merged to form Ci,j, or if it is adjacent to ui,j, then these
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two gates are merged to give identity, otherwise if it is adjacent to vj,i or uj,i, then they
are merged to form one gate. If ui,j is adjacent to ui,j, then they are merged to Ci,j,
otherwise if it is adjacent to uj,i or vj,i, then these two gates are merged to form one
gate, where i, j, k ∈ {1, 2, 3} in any order. Some adjacent gates can be swapped with
each other, if the target vector of one gate is not affecting the controller vector of the
other gate, as defined in [14].
The costs of all the 40320 specifications synthesized by the R3, NR3 and NT gate
libraries are calculated and compared before and after optimization in Table 4. For cir-
cuits built using R3-gate library, the maximum cost is 36 and the average cost is 25.701
before optimization, while after optimization, the maximum cost is 34 and the average
cost is 23.954, giving 6.8% of improvement. After adding the N gate to the gate library,
the maximum cost has been reduced to 24, having an average cost of 14.062 before opti-
mization and 13.388 after optimization, giving 44.1% of improvement. For circuits built
using NT -gate library, the maximum cost is 40 and the average cost is 25.766 before
optimization, while after optimization the maximum cost has been reduced to 36 and
the average cost became 22.321, giving 13.4% of improvement. As shown in Table 4,
the cost of the circuits built using NR3-gate library have improved by 40% over those
built using NT -gate library.
Table 5 compares the minimum cost for 3-bits circuits using different libraries. The
average minimum cost for the circuits built using R3 is 23.954, while the average mini-
mum cost for those built using NR3 is 13.388, which is less than those built using NT ,
NCF , NCTF and R3.
5. Conclusion
We have presented new algorithms to synthesize exact universal reversible gate library.
Experimental results have been used to compares the proposed universal gate library
with the existing approaches to reversible logic synthesis. We compares the minimum
cost for 3-bits circuits using different libraries. It is shown that the cost of 40320
specifications synthesized by the R3, NR3 and NT gate library can be calculated and
optimized. Also, the average minimum cost for R3 is 23.954, while the average minimum
cost for NR3 is 13.388, which is less than NT , NCF , NCTF and R3. For n ≥ 3, Rn
combines the action of the n gates N,C, T 3, T 4, .., T n−1, T n. There are n! possible Rn
gates which are sufficient to realize any n-bits circuit. We have found that for n-bit
circuits built using NR-gate library, there are n! Rn gates and n N gates. Finally, we
have applied our optimal synthesis tool to obtain much smaller circuits than previous
methods.
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Table 4. Comparing the cost of the 3-bits circuits built using R3, NR3 and NT - gate
libraries before and after optimization.
Min
Cost
Num spc
in R3
bfr optm.
Num spc
in R3
aft optm.
Num spc
in NR3
bfr optm.
Num spc
in NR3
aft optm.
Num spc
in NT
bfr optm.
Num spc
in NT
aft optm.
0 1 1 7 7 7 7
1 0 0 0 0 0 0
2 0 0 0 0 0 0
3 0 0 0 0 0 0
4 6 6 192 192 0 0
5 0 0 0 0 96 94
6 0 0 0 0 0 0
7 0 9 0 851 0 0
8 33 24 3442 2591 0 16
9 0 0 0 0 0 340
10 0 16 0 636 648 288
11 0 68 0 6050 0 32
12 180 96 16040 9353 0 179
13 0 28 0 39 0 790
14 0 162 0 2829 0 1487
15 0 394 0 7175 2694 324
16 960 422 16676 6331 0 574
17 0 341 0 344 0 2052
18 0 1121 0 1200 0 3616
19 0 1919 0 1278 0 1462
20 4686 1798 3928 1053 7640 1041
21 0 1798 0 9 0 3405
22 0 4218 0 14 0 5357
23 0 5553 0 2 0 2894
24 4059 495 34 7 0 1435
25 0 3097 0 0 12881 3191
26 0 4934 0 0 0 4369
27 0 4578 0 0 0 2436
28 15257 2410 0 0 0 806
29 0 1407 0 0 0 1444
30 0 1273 0 0 11502 1482
31 0 524 0 0 0 761
32 4555 56 0 0 0 125
33 0 4 0 0 0 126
34 0 4 0 0 0 109
35 0 0 0 0 4489 60
36 31 0 0 0 0 6
37 0 0 0 0 0 0
38 0 0 0 0 0 0
39 0 0 0 0 0 0
40 0 0 0 0 362 0
Avg 25.701 23.954 14.062 13.388 25.766 22.321
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Table 5. Optimal quantum cost of 3-bits reversible circuits using NT , NCT , NCF ,
NFT , NCTF , NCTPF , NR3 and R3 libraries.
Min
Cost
Num spc
in NT
Num spc
in NCT
Num spc
in NCF
Num spc
in NFT
Num spc
in NCTF
Num spc
in NCTPF
Num spc
in NR3
Num spc
in R3
0 7 7 1 7 1 1 5 1
1 0 48 9 48 9 9 0 0
2 0 324 51 192 51 51 0 0
3 0 607 187 408 187 187 0 0
4 0 601 393 480 393 405 195 6
5 94 1148 474 288 477 609 0 0
6 0 2462 215 592 260 998 0 0
7 0 3576 17 1962 338 2648 851 9
8 16 2710 48 3887 1335 4397 2591 24
9 340 2855 408 2916 3224 2712 0 0
10 288 5601 1919 1299 3686 5994 636 16
11 32 6567 3931 3683 902 10249 6050 68
12 179 3183 2634 7221 933 1750 9354 96
13 790 2043 462 6059 4053 3488 396 28
14 1487 3771 5 1465 8690 6640 2829 162
15 324 3496 78 3562 4903 182 7175 394
16 574 1284 1038 4201 244 0 6331 422
17 2052 36 6079 2049 1094 0 344 341
18 3616 0 9571 0 4346 0 1200 1121
19 1462 0 2036 0 4724 0 1278 1919
20 1041 0 12 0 470 0 1053 1798
21 3405 0 0 0 0 0 9 1798
22 5357 0 24 0 0 0 14 4218
23 2894 0 732 0 0 0 2 5553
24 1435 0 5496 0 0 0 7 4059
25 3191 0 4482 0 0 0 0 3097
26 4369 0 18 0 0 0 0 4934
27 2436 0 0 0 0 0 0 4578
28 806 0 0 0 0 0 0 2410
29 1444 0 0 0 0 0 0 1407
30 1482 0 0 0 0 0 0 1273
31 761 0 0 0 0 0 0 524
32 125 0 0 0 0 0 0 56
33 126 0 0 0 0 0 0 4
34 109 0 0 0 0 0 0 4
35 60 0 0 0 0 0 0 0
Avg 22.321 10.348 17.468 11.770 13.740 10.520 13.388 23.954
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